

Figure 1




Figure 2

Instruct ion	4	4	4	4	4	44	14	33 3 98 7	3	333 543	3	332 109	22 287	22 65	222 432	22 10	11 98	11 76	11 54	1	1 2 1 (	1 39	8 7	65	43	210
Type 1		0		Αl	_U	5	W	/Rd		Rn		(	per	rand	2		bra	nc 1		p	ass fres		f	ail a	add	ress
			U	•	:00 :	u											1 1	de_	`					_		
Type 2	0	1	0	0		Rh	i	-		Rlo							32	-bi	t da	ata						
Type 3		1	0	1		Rh	i	Ir	nn	n_lo							32	<u>'-bi</u>	t da	ata						
Type 4	C	1	1	0	Г	Rh	i	-		Rlo	)		_													Rd
Type 5	C	1	1	1		Rh	i	Ir	nn	n_lo								_								Rd
Type 6	1	1-	C		-	0				ienc	e						tri	gge	r ti	me	2					
	1	1	L		1_			r ad	ar	ess					1.			c_								
Type 7	1	L	_		0	1	-									urs	t in	ТО								
Type 8	1		-	A	1	1							-									n	nas	<u>sk</u>		

Instruction Type 1: ALU Operations

Instruction Type 2: Write register

Instruction Type 3: Write register immediate

Instruction Type 4: Read register

Instruction Type 5: Read register immediate

Instruction Type 6: Trigger Instruction Type 7: BURST Instruction Type 8: WAIT

 $[A='0' \rightarrow \text{until any of (R12 and mask) bits are set}]$  $[A='1' \rightarrow \text{until all of (R12 and mask) bits are set}]$ 

Figure 3: Event Handler Instruction Set Summary

Instruction	4	4	4	4	4444	3	3	3	3	3 3 3 3 5 4 3 2	3	3	2	2		2	2	2	2 .	2	2 2	2	2 0	l 9	18	1	6		5	1 4	3	2			0	9	٤		7	6	5	Ž			10
Type 2	0	1	0	0	Rhi	-	-	-	-	Rio				-						_						32	-b	it	da	ati	a_	_				_		_				_	_		
Type 3	0	1	0	1	Rhi	Г		I	mn	n_lo	Γ							_					_			32	-b	it	da	ati	a	_	_	_	_		_	_	_	_		_	_	_	
Type 4	0	1	1	0	Rhi	1-1	-1	_	-	Rio	-	-	-	T	-	-1	-	-	-	-[	-	1		•	-	1-	ŀ		-	-	-	-	1	-	- '	-	1	1	-	-	Ŀ	Ŀ	Ŀ	1	Rd
Type 5	0	1	1	1.	Rhl	1	_	I	mr	n_lo	-	-	-	t-	1	-	-1	-1	-	-	-	-	-	-	-	T-	1	-	-	-	-	-	ŀ	-	-	-	ŀ	-[	-	-	-	ŀ	Ŀ	1	Rd

Figure 4: Register Access Instructions

Instruction	7	4	4	4 4	4	4435333333 1098765432	3 3 2 2 2 2 2 2 2 2 2 2 2 1 1 1 1 1 1 1
Type 6	1	7	D	Q	0	Microsequencer	trigger time
•,						address	

Figure 5: Data Scheduling Instructions

Instruction 4 4 4 4 4 4 4 4 7 7 6 5 4 3 2 1 0 9	3 3 3 3 3 3 3 3 3 3 2 2 2 2 2 2 2 2 2 2
Type 7 1 - 0 1 -	burst info

Figure 6: Burst Descriptor Instruction

33 32	31, 30, 29, 28, 22, 26, 25, 24, 23, 27, 24, 20, 10, 18, 17, 16, 15, 14, 13, 12, 11, 10, 10, 18, 2, 5, 15, 24, 3, 2, 1, 10,
PS	value to DDS/Fractional-N counter

Figure 7: Modulator Burst Info Field Format

33 32 31 30 29 28 22 26 25 24 23 22 21 20 19 18	17 16	15 14 13 12 11 10 9 8 7 6 3 7 3 2 11 9
User ID	PS	Expected Length

Figure 8: Demodulator Burst Info Field Format

Instruction (4) 4 4 4 4 4 7 7 6 5 4 3 2	14 3 3 3 3 3 3 3 3 3 3 2 2 2 2 2 2 2 2 2	1011111
Type 8 1 - A 1 1	-	mask

Figure 9: Processor Wait Instruction

opcode	name	Description
00000	JZ	Jump to Zero
00001	CIS	Conditional Jump to Subroutine
00010	JMAP	Jump Map
00011	CJP	Conditional Jump Pipeline
00100	PUSH	Push/Conditional Load Counter
00101	JSRP	Conditional Jump to Subroutine
_00110	CJV	Conditional Jump Vector
00111	JRP	Conditional Jump
01000	RFCT	Repeat Loop Counter Not Equal to Zero
01001	RPCT	Repeat Pipeline Counter Not Equal to Zero
01010	CRTN	Conditional Return
01011	CJPP	Conditional Jump Pipeline and Pop
01100	LDCT	Load Counter and Continue
01101	LOOP	Test End of Loop
01110	CONT	Continue
01111	TWB	Three Way Branch
10000	FORK	Multiway Branch
others		reserved

Figure 10: Microsequencer Instruction Set

31 30 29 28 27	26 25 24 23 22 21 20 19 18 17	16 15 14 13	12			12	:14	0
OPCODE	EMIT	CCSEL	CP	FFCMD	SB	oc	-	SR

Figure 11: Microsequencer memory format





Figure 12: Configuration of condition codes and fork

7/11

		1	1	x	Match	
0	O	0	0	0	00	٥
0	0	0	0	1	0	İ
0	0	0	1	0_	0	
0	0	0	1	1	0	
0	0	1	0	0	0	0
0	0	1	0	1	0	
0	0	1	1	0	0	
0	0	1	1	1	0	
0	1	0	0	0	0	0
0	1	0	0	1	0	
0	1	0	1	0	0_	
0	1	0	1	1	0	
0	1	1	0	0	0	0
0	1	1	0	1	0	
0	1	1	1	0	0	
0	1	1	11	1	0	
1	0	0	0	0	0	С
1	0	0	0	1	0	
1	0	0	1	0	1	
1	0	0	1	1	1	
1	0	1	0	0	0	С
1	0	1	0_	1	0	
1	0	1	1	0	1	1
1	0	1	1.	1	1	
1	1	0	0	0	0	С
1	1	0	0	1	0	1
1	1	0	1	0	1	-
1	1	0_	1	1	1	ļ
1	1_	1	0	0	0	С
1	1	1	0	1	0	]
1	1	1	1	0	1_1_	1
1	1	1	1	1	1	

Figure 13






Figure 15




Figure 16

#### Terminal Modulator Block Diagram




Fig 17




Fig 18




Figure 19




Figure 20




Figure 21

#### Terminal Demodulator Block Diagram




Fig 22




Fig 23